



(51) **Int. Cl.**

**G01P 15/12** (2006.01)  
**H01L 21/306** (2006.01)  
**H01L 29/16** (2006.01)  
**H01L 29/49** (2006.01)  
**H01L 29/66** (2006.01)  
**G01L 9/00** (2006.01)

2009/0317930 A1 12/2009 Charvet  
 2014/0084349 A1\* 3/2014 Schelling et al. .... 257/254  
 2014/0175525 A1\* 6/2014 Feyh et al. .... 257/254

FOREIGN PATENT DOCUMENTS

EP 2 060 532 A2 5/2009  
 JP 2010-123840 A 6/2010

OTHER PUBLICATIONS


(56) **References Cited**

U.S. PATENT DOCUMENTS


5,504,356 A \* 4/1996 Takeuchi et al. .... 257/254  
 5,572,057 A \* 11/1996 Yamamoto et al. .... 257/417  
 5,922,212 A \* 7/1999 Kano et al. .... 216/2  
 8,704,314 B2 \* 4/2014 Bozler .... 257/415  
 2005/0227428 A1\* 10/2005 Mihai et al. .... 438/222  
 2008/0134759 A1\* 6/2008 Mohammed-Brahim  
 et al. .... 73/31.06  
 2009/0014769 A1 1/2009 Collonge et al.

Kang et al.; Surface Micromachined Multi-Layer Moving Gate Field Effect Transistor (MOGFET) Pressure Switch with Integrated Vacuum Sealed Cavity; 12th Annual IEEE International Conference Orlando Florida, Micro Electro Mechanical Systems; Jan. 17-21, 1999; pp. 499-504; IEEE, Piscataway, New Jersey, USA.  
 Jachowicz et al.; FET pressure sensor and iterative method for modeling of the device; Sensors and Actuators; Apr. 1, 2002; pp. 369-378; vol. 97-98; Elsevier Science B.V., Lausanne, Switzerland.

\* cited by examiner



**Fig. 1a**



**Fig. 1b**




Fig. 1c

# MICROMECHANICAL SENSOR APPARATUS HAVING A MOVABLE GATE AND CORRESPONDING PRODUCTION METHOD

This application is a 35 U.S.C. §371 National Stage Appli-  
cation of PCT/EP2012/065942, filed on Aug. 15, 2012, which  
claims the benefit of priority to Serial No. DE 10 2011 083  
644.6, filed on Sep. 28, 2011 in Germany, the disclosures of  
which are incorporated herein by reference in their entirety.

The disclosure relates to a micromechanical sensor appa-  
ratus having a movable gate and a corresponding production  
method.

## BACKGROUND

Although applicable to any micromechanical components,  
the present disclosure and the problem addressed thereby are  
explained with reference to silicon-based components.

Micromechanical sensor apparatuses, for example inertial  
sensors, are usually realized by means of a capacitive or  
piezoresistive transducer. Although they have been available  
for some time now, sensors having a movable gate are not  
found on the market. A major reason for this is the production  
of the transducer element, in particular the provision of a  
suitable sacrificial layer process. Silicon oxide is usually used  
as a sacrificial layer in micromechanics. As a result, however,  
the channel region and the source/drain contacts are present in  
an open and unprotected manner, since the gate oxide is also  
inevitably removed as well when the sacrificial layer is  
removed. The channel region is then exposed in an unpro-  
tected manner, as are the PN junctions between source/drain  
and channel region. As a result, surface defects are produced  
which influence the operating range of the transistor or lead to  
drift or noise and reduce the suitability as a reliable sensor  
element.

EP 0 990 911 A1 describes a micromechanical sensor on  
the basis of the field effect transistor having a movable gate,  
which is movable in a direction parallel to the substrate sur-  
face, wherein the movement of the gate in this direction leads  
to an enlargement or reduction of the channel region over-  
lapped by the gate in at least one MOSFET.

## SUMMARY

The disclosure provides a micromechanical sensor appa-  
ratus having a movable gate and a corresponding production  
method multilayer system.

The concept underlying the present disclosure consists in  
the utilization of a sacrificial layer, e.g. a silicon sacrificial  
layer, which is selectively removable with respect to the gate  
insulation layer, for the purpose of releasing the movable gate  
electrode. Advantageously, the gate polysilicon or a polysili-  
con which is utilized in a CMOS process for producing resis-  
tances or capacitances is used as the sacrificial layer. Conse-  
quently, a maximum synergy can be utilized in CMOS  
integration since a layer present in the CMOS process can be  
used as the sacrificial layer.

When two polysilicon layers are present, the lower poly-  
silicon layer can be used as the sacrificial layer and the upper  
polysilicon layer can be used as the gate electrode. In the case  
of a process with one polysilicon layer, the gate electrode is  
realized from metal (via or bottommost metal layer).

The sacrificial layer is preferably removed by means of  
SF<sub>6</sub>, ClF<sub>3</sub> or XeF<sub>2</sub>. These typical silicon etching media have  
e.g. a high selectivity with respect to SiO<sub>2</sub> as the gate insula-  
tion layer.

The disclosure makes it possible that, by means of the  
sacrificial layer proposed, the channel region and the source/  
drain regions are completely protected against external influ-  
ences by means of a thermal oxide. These doped semicon-  
ductor regions can therefore be left in the same state as is  
usually the case in the CMOS process. In the case of silicon  
substrates, thermal oxides make it possible to realize virtually  
perfect interfaces and hence minimal defects. These defects,  
which would be generated in the case of a conventional oxide  
sacrificial layer, do not occur in an adverse manner according  
to the disclosure.

Alternatively, an SiGe or Ge layer can also be used as a  
sacrificial layer. It can either be provided by the CMOS pro-  
cess or else be deposited separately onto the channel region.  
Since SiGe or Ge can be deposited with a low temperature  
budget, for example approximately 400° C., the CMOS pro-  
cess, in particular the front end (diffusions), is not impaired.  
The sacrificial layer composed of Si or SiGe or Ge can be  
applied by means of PVD or LPCVD processes. Standard  
CMOS processes generally provide one or two LPCVD poly-  
silicon layers.

The sacrificial layer can be deposited in a doped or  
undoped manner. Typical thicknesses are in the range of  
between 50 and 5000 nm, preferably 200 to 500 nm.

## BRIEF DESCRIPTION OF THE DRAWINGS

Further features and advantages of the present disclosure  
are explained below on the basis of embodiments with refer-  
ence to the figures.

In the figures:

FIGS. 1a)-c) show schematic cross-sectional views for  
elucidating a micromechanical sensor apparatus having a  
movable gate and a corresponding production method in  
accordance with one embodiment of the present disclosure.

## DETAILED DESCRIPTION

In the figures, identical reference signs designate identical  
or functionally identical elements.

In FIG. 1, reference sign 1 designates a silicon substrate  
with a field effect transistor (FET) 2, which has a channel  
region K and source/drain regions, the latter not being dis-  
cernible in FIGS. 1a to c since these figures show a section  
through the channel region K.

The surface of the silicon substrate 1 is covered by a ther-  
mal oxide (gate oxide/LOCOS) 3. Situated there above is the  
back-end stack of the CMOS process, in the environment of  
which the sensor is realized.

Reference sign 4 designates a dielectric insulation layer,  
e.g. an oxide layer. A first polysilicon layer 5 serves as a  
sacrificial layer and is covered with a thermal oxide layer 6.  
Situated thereabove is a second polysilicon layer 7, which  
serves as a gate electrode to be configured in a movable  
fashion. An electrical connection is effected by means of  
intermediate metal vias 8 and a metal layer 9 in the back-end  
stack. Tungsten plugs are typically used as vias 8. An alter-  
native is Cu vias in so-called damascene processes (Cu-based  
semiconductor processes with a feature size typically starting  
from 90 nm).

Proceeding from the process state in accordance with FIG.  
1a, anisotropic oxide etching of the dielectric layer 4 and of  
the thermal oxide layer 6 is carried out in order to produce an  
access to the first polysilicon layer 5 through an access hole  
10. The access hole 10 lies laterally offset with respect to the  
field effect transistor 2 having the gate to be made movable,  
said gate being composed of the second polysilicon layer 7.

3

The sacrificial polysilicon layer **5** is etched through the through hole **10** by means of  $\text{SF}_6$ ,  $\text{ClF}_3$  or  $\text{XeF}_2$  or the like in the form of gas phase etching. The gate oxide **3** and the thermal oxide layer **6** are not damaged by this sacrificial layer etching process. The field effect transistor **2** thus remains completely unaffected and intact. A plasmaless process is preferably employed as the etching process, in order to prevent the gate **7** or the gate oxide **3** from being charged.

In order to release the gate **7**, a cavity **11** is thus produced without disturbing the transistor properties. The movable part of the sensor (mass, springs, gate) is thereby released.

The process state shown in FIG. **1c** is followed by standard processes (not illustrated) for bonding a cap wafer, etc.

The disclosure can particularly advantageously be applied to structurally small and cost-effective highly sensitive and robust MEMS sensors, such as, for example, inertial sensors, pressure sensors, imagers, etc.

Although the present disclosure has been described on the basis of preferred exemplary embodiments, it is not restricted thereto. In particular, the abovementioned materials and topologies are merely by way of example and not restricted to the examples explained.

Although a CMOS process with two polysilicon layers was used in the embodiment described, it is also conceivable to use a process with a single polysilicon layer. Here the bottommost metal layer or the vias between bottommost metal layer and polysilicon layer would form the movable gate electrode.

4

The invention claimed is:

**1.** A method for producing a micromechanical sensor apparatus having a movable gate, comprising;

forming a channel region and source/drain regions in or on a semiconductor substrate;

forming a gate insulation layer on the channel region;

forming a sacrificial layer on the gate insulation layer, which is selectively etchable with respect to the gate insulation layer;

forming a gate electrode on the sacrificial layer;

forming a dielectric insulation layer on the gate electrode;

forming an access hole to the sacrificial layer in the dielectric insulation layer; and

sacrificial layer etching the sacrificial layer through the access hole to form a field effect transistor having a movable gate, which is separated from the channel region by a cavity, wherein the channel region remains covered by the gate insulation layer.

**2.** The method as claimed in claim **1**, further comprising forming a dielectric layer between the sacrificial layer and the gate electrode, said dielectric layer remaining below the gate electrode during the sacrificial layer etching.

**3.** The method as claimed in claim **1**, wherein the sacrificial layer etching is effected using  $\text{SF}_6$  or  $\text{XeF}_2$  or  $\text{ClF}_3$  in a gas phase.

**4.** The method as claimed in claim **1**, wherein the sacrificial layer is formed from polysilicon or from silicon/germanium or from germanium.

**5.** The method as claimed in claim **1**, wherein the sacrificial layer etching includes a plasmaless method.

\* \* \* \* \*